TRF1221 |
RFQ for TRF1221 |
![]() |
| Technical/Catalog Information | TRF1221IRGZR |
| Vendor | Texas Instruments |
| Category | RF and RFID |
| Function | Dual VCO/PLL Synthesizer |
| Secondary Attributes | with IF Upconverter |
| Frequency | 1.7GHz ~ 3.6GHz |
| RF Type | UHF, VHF |
| Package / Case | 48-QFN |
| Packaging | Tape & Reel (TR) |
| Lead Free Status | Lead Free |
| RoHS Status | RoHS Compliant |
| Other Names | TRF1221IRGZR TRF1221IRGZR |
| Product | Manufacturers | Pack | D/C |
| TRF1221 | - | - | - |
The TRF1121/TRF1221 are VHF-UHF upconverters with integrated UHF and S-band frequency synthesizers for radio applications in the 2GHz to 4 GHz range. The IC performs the first up-conversion and generates the local oscillator (LO) for the second up-conversion. The device uniquely integrates an image reject mixer, IF gain blocks, 5-bit gain control, and two complete phase locked loop (PLL) circuits including: VCOs, resonator circuit, varactors, dividers, and phase detectors.
The TRF1121/TRF1221 are designed to function as part of complete 2.5-GHz and 3.5-GHz radio chipsets, respectively. In the chipset, the transmit chain operates as a double up converter from an IF frequency input (typically from a baseband modem's DAC) to an RF output frequency. The TRF1121/ TRF1221 performs the first up conversion from IF signals in the range of 10 MHz to 60 MHz to a second IF frequency in the range of 300 MHz to 360 MHz. The radio chipset features sufficient linearity, phase noise, and dynamic range to work in either single carrier or multi-carrier, line-of-sight or non-line-of-sight, standard (IEEE 802.16), or proprietary systems. Due to the modular nature of the chipset, it is ideal for use in systems that employ transmit or receive diversity.
Features |
| · Low Phase Noise· Image Reject Upconverter· Dual VCO/PLL For Double Up Conversion Architecture· On-Chip VCO, Resonator and PLL Only Requires Off-Chip Loop Filter· External S-Band VCO Option· 5-Bit Transmit Level Control, 32 dB in 1 dB Steps |
| VALUE | UNIT | ||
| VDD IDD Pin TJ Pd |
Positive DC Supply Voltage, VDD Current consumption RF Input Power Junction Temperature Power Dissipation |
0.0 to +5.5 200 5 200 1.1 |
V mA dBm °C W |
| Digital Input Pins | 0.3 to 5.5 | ||
| JC Tstg Top |
Thermal Resistance Junction to Case(1) Storage Temperature Operating Temperature |
9.1 40 to 105 40 to 85 |
°C/W °C °C |
| Lead Temperature (40 sec max) | 260 | °C |